Corner Analysis of Current Starved Sleep stack Voltage Controlled Oscillator With Phase Locked Loop for higher stability
Abstract
This paper consists of a performance comparison of Current Starved Voltage Controlled Oscillator (CSVCO) for Phase Locked Loop (PLL). The work i.e. the design of Current Starved VCO is implemented using sleepy stack low power leakage technique. This has been implemented in 45nm CMOS Technology with a supply voltage of 0.45V in Cadence Software. The parameters like average power, oscillation frequency, and delay are calculated in different process corners showing the performance of improvement results of cadence simulation are reported. After comparison of the various parameters of PLL implemented with Sleep Stack CSVCO and Basic CSVCO, The sleepy stack approach is particularly useful in low power applications, The recommended PLL has a much smaller chip than previous designs, much lower power consumption and significantly higher efficiency. The proposed design of the PLL with Sleep Stack Technique makes the circuit efficiently to reduce sub-threshold leakage current, And achieves Frequency of 2.759 GHz, Power 2.559µw, phase noise -63.8(dBc/Hz) and Delay(µs) 0.0006544 respectively.
References
[2]Saurabh Kumar ,R. K. Chauhan,(2023),Design of energy efficient VCO for PLL application Analog IC’s & Signal Processing,doi.10.1007/s10470- 022-02122-y
[3]B.Meena Kumari, Goobala Kavya, (2023), Implementation of Digital Phase Locked International Journal of Engineering Technology and Management Sciences, DOI:10.46647/ijetms.v07si01.022 ISSN: 2581-4621
[4]Dina M. Ellaithy,(2023),Voltage-controlled oscillator based analog-to-digital
[5]converter in 130-nm CMOS for biomedical applications Journal of Electrical Systems & Information Technology volume 10.
[6]Arunkumar Pundalik Chavan, Ravish Aradhya, (2023), Design of 5.1 GHz ultra-low power and wide tuning range hybrid oscillator, oscillator doi.org/10.11591/ijece.v13i4,78-3787
[7] R Gurjar, DK Mishra, (2023), Design and performance analysis of low phase noise LC voltage controlled oscillator, doiorg/10.12928/telkomnika.v21i4.22341
[8] Dina Ellaithy,(2023),Voltage-controlled oscillator based analog-to-digital converter in 130-nm CMOS for biomedical applications DOI:10.1186/s43067-023-00109-x
[9] Pooja Thool, J.D Dhande, Y. A. Sada warte, (2022), A Review on Design and Analysis of Low Power PLL for Digital Applications and Multiple Clocking Circuits (IJRASET) ISSN: 2321-9653.
[9] Nirmalraj, T, Radhakrishnan, S.,Karn, R. K,(2022),Design of
low power, high speed PLL frequency synthesizer using dynamic CMOS VLSI technology.IEEE.
[11] Kalpana Kasilingam, Paulchamy Balaiyah, Piyush Kumar Shukla, (2022), Design of a high-performance advanced phase locked loop with high stability external loop filterdoi.org/10.1049/cds2.12130
[12] That Bao Phuc Ton,Cong Thinh Dang,(2022), A Design of 45nm Low Jitter Charge Pump Phase-Locked Loop Architecture for VHF and UHF Fields DOI: 10.21203/rs.3.rs-1804148/v1[4].B.
[13] S. DhanushT.N.Vaishnavi S. Parashar,(2021) Design and Implementation of High Frequency and Low-Power Phase-locked Loop, U.Porto Journal of Engineering DOI:10.24840/2183-6493_007.004_0006.
[14] Pawan Srivastava,Ram Chandra Singh Chauhan, (2021),Design of Power Efficient Phase Frequency Detector and Voltage Controlled Oscillator for PLL Applications in 45 nm CMOS Technology DOI:10.51201/JUSST/21/10879
[15] Vijay Kumar Sharma, (2021), A survey of leakage reduction techniques in CMOS digital circuits for nanoscale regime, Australian Journal of Electrical and Electronics Engineering, DOI: 10.1080/1448837X.2021.1966957
[16] Buddha Dharani, Umakanta Nanda (2021),Impact of Sleepy Stack MOSFETs in CSVCO on Phase Noise and Lock Performance of PLL, DOI:10.1007/s12633-021-01446-0
[17] Ayush Kumar Tiwari(2021),Leakage Power Reduction in CMOS VLSI Circuits using Advance Leakage Reduction Method, (IJRASET) DOI :10.22214/ijraset.2021.35065
[18] Prithiviraj R., Selvakumar J.(2021).Design and Analysis of Low power and High Frequency CurrentStarved Sleep voltage Controlled Oscillator for Phase Locked Loop Applications DOI:10.1007/s12633-020-00619-7
[19] Rekha Yadav;Usha Kumari; (2021). Design an optimal digital phase lock loop with current-starved ring VCO using CMOS technology . International Journal of Information Technology, doi:10.1007/s41870-020-00587-6K. Annamma Sobhit Saxena; Govind Singh Patel (2023).Comparative analysis of low power leakage techniques implemented in different CMOS VLSI Circuits, IEEE Xplore:.
